View SAA7127H_366846.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
SAA7126H; SAA7127H Digital video encoder
Product specification Supersedes data of 1999 May 31 2002 Oct 15
Philips Semiconductors
Product specification
Digital video encoder
CONTENTS 1 2 3 4 5 6 7 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 8 8.1 8.2 9 9.1 10 11 11.1 11.2 11.3 11.4 11.5 12 13 14 15 16 FEATURES GENERAL DESCRIPTION ORDERING INFORMATION QUICK REFERENCE DATA BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Data manager Encoder RGB processor Output interface/DACs Synchronization Clock I2C-bus interface Input levels and formats Bit allocation map I2C-bus format Slave receiver Slave transmitter CHARACTERISTICS Explanation of RTCI data bits Teletext timing APPLICATION INFORMATION Analog output voltages PACKAGE OUTLINE SOLDERING Introduction to soldering surface mount packages Reflow soldering Wave soldering Manual soldering Suitability of surface mount IC packages for wave and reflow soldering methods REVISION HISTORY DATA SHEET STATUS DEFINITIONS DISCLAIMERS PURCHASE OF PHILIPS I2C COMPONENTS
SAA7126H; SAA7127H
2002 Oct 15
2
Philips Semiconductors
Product specification
Digital video encoder
1 FEATURES
SAA7126H; SAA7127H
* Monolithic CMOS 3.3 V device, 5 V I2C-bus optionally * Digital PAL/NTSC encoder * System pixel frequency 13.5 MHz * 54 MHz double-speed multiplexed D1 interface capable of splitting data into two separate channels (encoded and baseband) * Four Digital-to-Analog Converters (DACs) for CVBS (CSYNC, VBS), RED (CR, C), GREEN (Y, VBS) and BLUE (CB, CVBS) two times oversampled (signals in parenthesis are optionally). RED (CR), GREEN (Y) and BLUE (CB) signal outputs with 9-bit resolution, whereas all other signal outputs have 10-bit resolution; CSYNC is an advanced composite sync on the CVBS output for RGB display centring. * Real-time control of subcarrier * Cross-colour reduction filter * Closed captioning encoding and World Standard Teletext (WST) and North-American Broadcast Text System (NABTS) teletext encoding including sequencer and filter * Copy Generation Management System (CGMS) encoding (CGMS described by standard CPR-1204 of EIAJ); 20 bits in lines 20/283 (NTSC) can be loaded via the I2C-bus * Fast I2C-bus control port (400 kHz) * Line 23 Wide Screen Signalling (WSS) encoding * Video Programming System (VPS) data encoding in line 16 (CCIR line count) * Encoder can be master or slave * Programmable horizontal and vertical input synchronization phase * Programmable horizontal sync output phase * Internal Colour Bar Generator (CBG) * MacrovisionTM(1) Pay-per-View copy protection system rev. 7.01 and rev. 6.1 as option; `handsfree' Macrovision pulse support through on-chip timer for pulse amplitude modulation; this applies to SAA7126H only. The device is protected by USA patent numbers 4631603, 4577216 and 4819098 and other intellectual property rights. Use of the Macrovision anti-copy process in the device is licensed for non-commercial home use only. Reverse engineering or disassembly is prohibited. Please contact your nearest Philips Semiconductors sales office for more information * Controlled rise/fall times of output syncs and blanking * On-chip crystal oscillator (3rd-harmonic or fundamental crystal) * Down mode (low output voltage) or power-save mode of DACs * QFP44 package. 2 GENERAL DESCRIPTION
The SAA7126H; SAA7127H encodes digital CB-Y-CR video data to an NTSC or PAL CVBS or S-video signal. Simultaneously, RGB or bypassed but interpolated CB-Y-CR signals are available via three additional Digital-to-Analog Converters (DACs). The circuit at a 54 MHz multiplexed digital D1 input port accepts two CCIR compatible CB-Y-CR data streams with 720 active pixels per line in 4 : 2 : 2 multiplexed formats, for example MPEG decoded data with overlay and MPEG decoded data without overlay, whereas one data stream is latched at the rising, the other one at the falling clock edge. It includes a sync/clock generator and on-chip DACs.
(1) MacrovisionTM is a trademark of the Macrovision Corporation.
3
ORDERING INFORMATION PACKAGE
TYPE NUMBER NAME SAA7126H SAA7127H QFP44 DESCRIPTION plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm VERSION SOT307-2
2002 Oct 15
3
Philips Semiconductors
Product specification
Digital video encoder
4 QUICK REFERENCE DATA SYMBOL VDDA VDDD IDDA IDDD Vi Vo(p-p) RL LElf(i) LElf(d) Tamb 5 PARAMETER analog supply voltage digital supply voltage analog supply current digital supply current input signal voltage levels analog output signal voltages Y, C and CVBS without load (peak-to-peak value) load resistance low frequency integral linearity error low frequency differential linearity error ambient temperature 1.30 75 - - 0
SAA7126H; SAA7127H
MIN. 3.15 3.0 - -
TYP. 3.3 3.3 77 37 1.45 - - - -
MAX. 3.45 3.6 100 46 1.55 300 3 1 70 V V
UNIT
mA mA V LSB LSB C
TTL compatible
BLOCK DIAGRAM
handbook, full pagewidth
XTALI RESET SDA SCL 40 42 41
RCV1
TTXRQ
LLC1
XTAL 35 34 7
RCV2 8
XCLK 43 37 4
VDDA2 VDDA4 VDDA1 VDDA3 25 28 31 36
VDD(I2C) SA RES
20 21 1 I2C-bus control
I2C-BUS INTERFACE I2C-bus control
SYNC/CLOCK I2C-bus control I2C-bus control Y ENCODER C OUTPUT INTERFACE D 30 CVBS
SAA7126H SAA7127H
Y
clock and timing
MP7 to MP0
9 to 16
MP1 MP2
DATA MANAGER
CB-CR
23 TTX 44 I2C-bus control Y n.c. 24, 27 CB-CR RGB PROCESSOR 29 A I2C-bus control 26
RED GREEN BLUE
5 VSSD1
18
38
6
17
39
19 RTCI
2 SP
3 AP
22 VSSA1
32
33
VSSD3 VSSD2
VDDD1 VDDD3 VDDD2
VSSA3 VSSA2
MHB498
Fig.1 Block diagram.
2002 Oct 15
4
Philips Semiconductors
Product specification
Digital video encoder
6 PINNING PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 TYPE - I I I supply supply I/O I/O I I I I I I I I supply supply I digital supply voltage 2 digital ground 2 reserved pin; do not connect
SAA7126H; SAA7127H
SYMBOL RES SP AP LLC1 VSSD1 VDDD1 RCV1 RCV2 MP7 MP6 MP5 MP4 MP3 MP2 MP1 MP0 VDDD2 VSSD2 RTCI
DESCRIPTION test pin; connected to digital ground for normal operation test pin; connected to digital ground for normal operation line-locked clock input; this is the 27 MHz master clock digital ground 1 digital supply voltage 1 raster control 1 for video port; this pin receives/provides a VS/FS/FSEQ signal raster control 2 for video port; this pin provides an HS pulse of programmable length or receives an HS pulse double-speed 54 MHz MPEG port; it is an input for "CCIR 656" style multiplexed CB-Y-CR data; data is sampled on the rising and falling clock edge; data sampled on the rising edge is then sent to the encoding part of the device; data sampled on the falling edge is sent to the RGB part of the device (or vice versa, depending on programming)
real-time control input (I2C-bus register SRES = 0): if the LLC1 clock is provided by an SAA7111 or SAA7151B, RTCI should be connected to the RTCO pin of the respective decoder to improve the signal quality. Sync reset input (I2C-bus register SRES = 1): a HIGH impulse resets synchronization of the encoder (first field, first line). sense input for I2C-bus voltage; connect to I2C-bus supply select I2C-bus address; LOW selects slave address 88H, HIGH selects slave address 8CH analog ground 1 for RED (CR) (C) and GREEN (Y) (VBS) outputs analog output of RED (CR) or (C) signal not connected analog supply voltage 1 for RED (CR) (C) output analog output of GREEN (Y) or (VBS) signal not connected analog supply voltage 2 for GREEN (Y) (VBS) output analog output of BLUE (CB) or (CVBS) signal analog output of CVBS (CSYNC) or (VBS) signal analog supply voltage 3 for BLUE (CB) (CVBS) and CVBS (CSYNC) (VBS) outputs analog ground 2 for BLUE (CB) (CVBS) and CVBS (CSYNC) (VBS) outputs analog ground 3 for the DAC reference ladder and the oscillator crystal oscillator output
VDD(I2C) SA VSSA1 RED n.c. VDDA1 GREEN n.c. VDDA2 BLUE CVBS VDDA3 VSSA2 VSSA3 XTAL
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
supply I supply O - supply O - supply O O supply supply supply O
2002 Oct 15
5
Philips Semiconductors
Product specification
Digital video encoder
SAA7126H; SAA7127H
SYMBOL XTALI VDDA4 XCLK VSSD3 VDDD3 RESET
PIN 35 36 37 38 39 40
TYPE I supply O supply supply I
DESCRIPTION crystal oscillator input; if the oscillator is not used, this pin should be connected to ground analog supply voltage 4 for the DAC reference ladder and the oscillator clock output of the crystal oscillator digital ground 3 digital supply voltage 3 Reset input, active LOW. After reset is applied, all digital I/Os are in input mode; PAL black burst on CVBS, VBS and C; RGB outputs set to lowest voltage. The I2C-bus receiver waits for the START condition. I2C-bus serial clock input I2C-bus serial data input/output teletext request output, indicating when text bits are requested teletext bit stream input
SCL SDA TTXRQ TTX
41 42 43 44
I I/O O I
35 XTALI
37 XCLK
34 XTAL
handbook, full pagewidth
36 VDDA4
39 VDDD3
40 RESET
43 TTXRQ
38 VSSD3
42 SDA
41 SCL
44 TTX
RES 1 SP 2 AP 3 LLC1 4 VSSD1 5 VDDD1 6 RCV1 7 RCV2 8 MP7 9 MP6 10 MP5 11
33 VSSA3 32 VSSA2 31 VDDA3 30 CVBS 29 BLUE
SAA7126H SAA7127H
28 VDDA2 27 n.c. 26 GREEN 25 VDDA1 24 n.c. 23 RED
SA 21
VDDD2 17
VSSD2 18
VDD(I2C) 20
VSSA1 22
MP4 12
MP3 13
MP2 14
MP1 15
MP0 16
RTCI 19
MHB499
Fig.2 Pin configuration.
2002 Oct 15
6
Philips Semiconductors
Product specification
Digital video encoder
7 FUNCTIONAL DESCRIPTION
SAA7126H; SAA7127H
VPS data for program dependent automatic start and stop of such featured VCR's is loadable via the I2C-bus. The IC also contains closed caption and extended data services encoding (line 21), and supports anti-taping signal generation in accordance with Macrovision. It is also possible to load data for copy generation management system into line 20 of every field (525/60 line counting). A number of possibilities are provided for setting different video parameters, such as: * Black and blanking level control * Colour subcarrier frequency * Variable burst amplitude, etc. During reset (RESET = LOW) and after reset is released, all digital I/O stages are set to the input mode and the encoder is set to PAL mode and outputs a `black burst' signal on CVBS and S-video outputs, while RGB outputs are set to their lowest output voltages. A reset forces the I2C-bus interface to abort any running bus transfer. 7.1 Data manager
The digital video encoder encodes digital luminance and colour difference signals into analog CVBS, S-video and simultaneously RGB or CR-Y-CB signals. NTSC-M, PAL-B/G and sub-standards are supported. Both interlaced and non-interlaced operation is possible for all standards. The basic encoder function consists of subcarrier generation, colour modulation and insertion of synchronization signals. Luminance and chrominance signals are filtered in accordance with the standard requirements of "RS-170-A" and "ITU-R BT.470-3". For ease of analog post filtering the signals are twice oversampled with respect to the pixel clock before digital-to-analog conversion. The total filter transfer characteristics are illustrated in Figs 3 to 8. The DACs for Y, C and CVBS are realized with full 10-bit resolution; 9-bit resolution for RGB output. The CR-Y-CB to RGB dematrix can be bypassed optionally in order to provide the upsampled CR-Y-CB input signals. The 8-bit multiplexed CB-Y-CR formats are "CCIR 656" (D1 format) compatible, but the SAV and EAV codes can be decoded optionally, when the device is operated in slave mode. Two independent data streams can be processed, one latched by the rising edge of LLC1, the other latched by the falling edge of LLC1. The purpose of that is e.g. to forward one of the data streams containing both video and On Screen Display (OSD) information to the RGB outputs, and the other stream containing video only to the encoded outputs CVBS and S-video. For optimum display of RGB signals through a euro-connector TV set, an early composite sync pulse (up to 31 LLC1 clock periods) can be provided optionally on the CVBS output. It is also possible to connect a Philips digital video decoder (SAA7111, SAA7711A, SAA7112 or SAA7151B) to the SAA7126H; SAA7127H. Via the RTCI pin, connected to RTCO of a decoder, information concerning actual subcarrier, PAL-ID and (with SAA7111 and newer types) definite subcarrier phase can be inserted. The SAA7126H; SAA7127H synthesizes all necessary internal signals, colour subcarrier frequency and synchronization signals from that clock. Wide screen signalling data can be loaded via the I2C-bus and is inserted into line 23 for standards using 50 Hz field rate.
In the data manager, alternatively to the external video data, a pre-defined colour look-up table located in this block can be read out in a pre-defined sequence (8 steps per active video line), achieving a colour bar test pattern generator without the need for an external data source. 7.2 7.2.1 Encoder VIDEO PATH
The encoder generates out of Y, U and V baseband signals luminance and colour subcarrier output signals, suitable for use as CVBS or separate Y and C signals. Luminance is modified in gain and in offset (latter programmable in a certain range to enable different black level set-ups). A blanking level can be set after insertion of a fixed synchronization pulse tip level in accordance with standard composite synchronization schemes. Other manipulations used for the Macrovision anti-taping process such as additional insertion of AGC super-white pulses (programmable in height) are supported by the SAA7126H only. In order to enable easy analog post filtering, luminance is interpolated from a 13.5 MHz data rate to a 27 MHz data rate, providing luminance in 10-bit resolution. The transfer characteristic of the luminance interpolation filter are illustrated in Figs 5 and 6. Appropriate transients at start/end of active video and for synchronization pulses are ensured.
2002 Oct 15
7
Philips Semiconductors
Product specification
Digital video encoder
Chrominance is modified in gain (programmable separately for U and V), standard dependent burst is inserted, before baseband colour signals are interpolated from a 6.75 MHz data rate to a 27 MHz data rate. One of the interpolation stages can be bypassed, thus providing a higher colour bandwidth, which can be made use of for Y and C output. The transfer characteristics of the chrominance interpolation filter are illustrated in Figs 3 and 4. The amplitude, beginning and ending of the inserted burst, is programmable in a certain range that is suitable for standard signals and for special effects. Behind the succeeding quadrature modulator, colour in 10-bit resolution is provided on the subcarrier. The numeric ratio between the Y and C outputs is in accordance with the respective standards. 7.2.2 TELETEXT INSERTION AND ENCODING
SAA7126H; SAA7127H
The actual line number where data is to be encoded in, can be modified in a certain range. The data clock frequency is in accordance with the definition for NTSC-M standard 32 times horizontal line frequency. Data LOW at the output of the DACs corresponds to 0 IRE, data HIGH at the output of the DACs corresponds to approximately 50 IRE. It is also possible to encode closed caption data for 50 Hz field frequencies at 32 times the horizontal line frequency. 7.2.5 ANTI-TAPING (SAA7126H ONLY)
For more information contact your nearest Philips Semiconductors sales office. 7.3 RGB processor
Pin TTX receives a WST or NABTS teletext bitstream sampled at the LLC clock. Two protocols are provided: * At each rising edge of output signal (TTXRQ) a single teletext bit has to be provided after a programmable delay at input pin TTX * The signal TTXRQ performs only a single LOW-to-HIGH transition and remains at HIGH level for 360, 296 or 288 teletext bits, depending on the chosen standard. Phase variant interpolation is achieved on this bitstream in the internal teletext encoder, providing sufficient small phase jitter on the output text lines. TTXRQ provides a fully programmable request signal to the teletext source, indicating the insertion period of bitstream at lines which are selectable independently for both fields. The internal insertion window for text is set to 360 (PAL-WST), 296 (NTSC-WST) or 288 (NABTS) teletext bits including clock run-in bits. The protocol and timing are illustrated in Fig.14. 7.2.3 VIDEO PROGRAMMING SYSTEM (VPS) ENCODING
This block contains a dematrix in order to produce red, green and blue signals to be fed to a SCART plug. Before Y, CB and CR signals are de-matrixed, individual gain adjustment for Y and colour difference signals and 2 times oversampling for luminance and 4 times oversampling for colour difference signals is performed. The transfer curves of luminance and colour difference components of RGB are illustrated in Figs 7 and 8. 7.4 Output interface/DACs
In the output interface, encoded Y and C signals are converted from digital-to-analog in a 10-bit resolution. Y and C signals are also combined to a 10-bit CVBS signal. The CVBS output occurs with the same processing delay (equal to 51 LLC clock periods, measured from MP input to the analog outputs) as the Y, C and RGB outputs. Absolute amplitude at the input of the DAC for CVBS is reduced by 1516 with respect to Y and C DACs to make maximum use of conversion ranges. Red, green and blue signals are also converted from digital-to-analog, each providing a 9-bit resolution. Outputs of the DACs can be set together via software control to minimum output voltage (approximately 0.2 V DC) for either purpose. Alternatively, the buffers can be switched into 3-state output condition; this allows for a `wired AND' configuration with other 3-state outputs and can also be used as a power-save mode.
Five bytes of VPS information can be loaded via the I2C-bus and will be encoded in the appropriate format into line 16. 7.2.4 CLOSED CAPTION ENCODER
Using this circuit, data in accordance with the specification of closed caption or extended data service, delivered by the control interface, can be encoded (line 21). Two dedicated pairs of bytes (two bytes per field), each pair preceded by run-in clocks and framing code, are possible.
2002 Oct 15
8
Philips Semiconductors
Product specification
Digital video encoder
7.5 Synchronization
SAA7126H; SAA7127H
In slave mode, the horizontal trigger phase can be programmed to any point in the line, the vertical phase from line 0 to line 15 counted from the first serration pulse in half line steps. Whenever synchronization information cannot be derived directly from the inputs, the SAA7126H; SAA7127H will calculate it from the internal horizontal, vertical and PAL phase. This gives good flexibility with respect to external synchronization, but the circuit does not suppress illegal settings. In such an event, the odd/even information may vanish as it does in the non-interlaced modes. In master mode, the line lengths are fixed to 1728 clocks at 50 Hz and 1716 clocks at 60 Hz. To allow non-interlaced frames, the field lengths can be varied by 0.5 lines. In the event of non-interlace, the SAA7126H; SAA7127H does not provide odd/even information and the output signal does not contain the PAL `Bruch sequence'. At the RCV1 pin the IC can provide: * A Vertical Sync (VS) signal with 2.5 (50 Hz) or 3 (60 Hz) lines duration * An odd/even signal which is LOW in odd fields * A Field Sequence (FSEQ) signal which is HIGH in the first field of the 4 or 8 field sequences. At the RCV2 pin, there is a horizontal pulse of programmable phase and duration available. This pulse can be suppressed in the programmable inactive part of a field, giving a composite blank signal. The directions and polarities of the RCV ports can be chosen independently. Timing references can be found in Tables 29 and 37. 7.6 Clock
The synchronization of the SAA7126H; SAA7127H is able to operate in two modes; slave mode and master mode. In master mode (see Fig.10), the circuit generates all necessary timings in the video signal itself, and it can provide timing signals at the RCV1 and RCV2 ports. In slave mode, it accepts timing information either from the RCV pins or from the embedded timing data of the CCIR 656 data stream. For the SAA7126H; SAA7127H, the only difference between master and slave mode is that it ignores the timing information at its inputs in master mode. Thus, if in slave mode, any timing information is missing, the IC will continue running free without a visible effect. But there must not be any additional pulses (with wrong phase) because the circuit will not ignore them. In slave mode (see Fig.9), an interface circuit decides, which signal is expected at the RCV1 port and which information is taken from its active slope. The polarity can be chosen. If PRCV1 is logic 0, the rising slope will be active. The signal can be: * A Vertical Sync (VS) pulse; the active slope sets the vertical phase * An odd/even signal; the active slope sets the vertical phase, the internal field flag to odd and optionally sets the horizontal phase * A Field Sequence (FSEQ) signal; it marks the first field of the 4 (NTSC) or 8 (PAL) field sequences. In addition to the odd/even signal, it also sets the PAL phase and optionally defines the subcarrier phase. On the RCV2 port, the IC can provide a horizontal pulse with programmable start and stop phase; this pulse can be inhibited in the vertical blanking period to build up, for example, a composite blanking signal. The horizontal phase can be set via a separate input RCV2. In the event of VS pulses at RCV1, this is mandatory. It is also possible to set the signal path to blank via this input. From the CCIR 656 data stream, the SAA7126H; SAA7127H decodes only the start of the first line in the odd field. All other information is ignored and may miss. If this kind of slave mode is active, the RCV pins may be switched to output mode.
The input at LLC1 can either be an external clock source or the buffered on-chip clock XCLK. The internal crystal oscillator can be run with either a 3rd-harmonic or a fundamental crystal frequency. 7.7 I2C-bus interface
The I2C-bus interface is a standard slave transceiver, supporting 7-bit slave addresses and 400 kbits/s guaranteed transfer rate. It uses 8-bit subaddressing with an auto-increment function. All registers are write and readable, except one read only status byte. The I2C-bus slave address is defined as 88H with pin 21 (SA) tied LOW and as 8CH with pin 21 (SA) tied HIGH.
2002 Oct 15
9
Philips Semiconductors
Product specification
Digital video encoder
7.8 Input levels and formats
SAA7126H; SAA7127H
The RGB, respectively CR-Y-CB path features a gain setting individually for luminance (GY) and colour difference signals (GCD). Reference levels are measured with a colour bar, 100% white, 100% amplitude and 100% saturation.
The SAA7126H; SAA7127H expects digital Y, CB and CR data with levels (digital codes) in accordance with "CCIR 601". For C and CVBS outputs, deviating amplitudes of the colour difference signals can be compensated by independent gain control setting, while gain for luminance is set to predefined values, distinguishable for 7.5 IRE set-up or without set-up. Table 1
"CCIR 601" signal component levels
SIGNALS(1)
COLOUR Y White Yellow Cyan Green Magenta Red Blue Black Notes 1. Transformation: a) R = Y + 1.3707 x (CR - 128) b) G = Y - 0.3365 x (CB - 128) - 0.6982 x (CR - 128) c) B = Y + 1.7324 x (CB - 128). 235 210 170 145 106 81 41 16 CB 128 16 166 54 202 90 240 128 CR 128 146 16 34 222 240 110 128
R(2) 235 235 16 16 235 235 16 16
G(2) 235 235 235 235 16 16 16 16
B(2) 235 16 235 16 235 16 235 16
2. Representation of R, G and B (or CR, Y and CB) at the output is 9 bits at 27 MHz. Table 2 8-bit multiplexed format (similar to "CCIR 601") BITS TIME 0 Sample Luminance pixel number Colour pixel number CB0 0 0 1 Y0 2 CR0 1 3 Y1 4 CB2 2 2 5 Y2 6 CR2 3 7 Y3
2002 Oct 15
10
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... 7.9 Bit allocation map 2002 Oct 15 11 Philips Semiconductors
Digital video encoder
Table 3
Slave receiver (slave address 88H) SUBADDR 00H 01H to 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH to 37H 38H 39H 3AH 54H 55H 56H 57H 58H 59H 5AH 5BH 5CH 5DH 5EH 5FH 60H 61H DATA BYTE(1) D7 VER2 0 WSS7 WSSON DECCOL SRES CG07 CG15 CGEN VBSEN1 0 0 0 CBENB VPSEN VPS57 VPS117 VPS127 VPS137 VPS147 CHPS7 GAINU7 GAINV7 GAINU8 GAINV8 CCRS1 0 DOWNB D6 VER1 0 WSS6 0 DECFIS 0 CG06 CG14 0 VBSEN0 0 0 0 0 CCIRS VPS56 VPS116 VPS126 VPS136 VPS146 CHPS6 GAINU6 GAINV6 DECOE DECPH CCRS0 0 DOWNA D5 VER0 0 WSS5 WSS13 BS5 BE5 CG05 CG13 0 CVBSEN 0 0 0 0 0 VPS55 VPS115 VPS125 VPS135 VPS145 CHPS5 GAINU5 GAINV5 BLCKL5 BLNNL5 BLNVB5 0 INPI D4 CCRDO 0 WSS4 WSS12 BS4 BE4 CG04 CG12 0 CEN 0 GY4 GCD4 SYMP 0 VPS54 VPS114 VPS124 VPS134 VPS144 CHPS4 GAINU4 GAINV4 BLCKL4 BLNNL4 BLNVB4 0 YGS D3 CCRDE 0 WSS3 WSS11 BS3 BE3 CG03 CG11 CG19 CVBSTRI 0 GY3 GCD3 DEMOFF 0 VPS53 VPS113 VPS123 VPS133 VPS143 CHPS3 GAINU3 GAINV3 BLCKL3 BLNNL3 BLNVB3 0 0 D2 0 0 WSS2 WSS10 BS2 BE2 CG02 CG10 CG18 RTRI 0 GY2 GCD2 CSYNC 0 VPS52 VPS112 VPS122 VPS132 VPS142 CHPS2 GAINU2 GAINV2 BLCKL2 BLNNL2 BLNVB2 0 SCBW D1 FSEQ 0 WSS1 WSS9 BS1 BE1 CG01 CG09 CG17 GTRI 0 GY1 GCD1 MP2C2 EDGE2 VPS51 VPS111 VPS121 VPS131 VPS141 CHPS1 GAINU1 GAINV1 BLCKL1 BLNNL1 BLNVB1 0 PAL D0 O_E 0 WSS0 WSS8 BS0 BE0 CG00 CG08 CG16 BTRI 0 GY0 GCD0 MP2C1 EDGE1 VPS50 VPS110 VPS120 VPS130 VPS140 CHPS0 GAINU0 GAINV0 BLCKL0 BLNNL0 BLNVB0 0 FISE
REGISTER FUNCTION Status byte (read only) Null Wide screen signal Wide screen signal Real-time control, burst start Sync reset enable, burst end Copy generation 0 Copy generation 1 CG enable, copy generation 2 Output port control Null Gain luminance for RGB Gain colour difference for RGB Input port control 1 VPS enable, input control 2 VPS byte 5 VPS byte 11 VPS byte 12 VPS byte 13 VPS byte 14 Chrominance phase Gain U Gain V Gain U MSB, real-time control, black level Gain V MSB, real-time control, blanking level CCR, blanking level VBI Null Standard control
SAA7126H; SAA7127H
Product specification
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... 2002 Oct 15 12 Philips Semiconductors DATA BYTE(1) D7 RTCE FSC07 FSC15 FSC23 FSC31 L21O07 L21O17 L21E07 L21E17 SRCV11 HTRIG7 HTRIG10 SBLBN CCEN1 RCV2S7 RCV2E7 0 TTXHS7 TTXHL3 CSYNCA4 TTXOVS7 TTXOVE7 TTXEVS7 TTXEVE7 FAL7 LAL7 TTX60 0 LINE12 LINE20 D6 BSTA6 FSC06 FSC14 FSC22 FSC30 L21O06 L21O16 L21E06 L21E16 SRCV10 HTRIG6 HTRIG9 BLCKON CCEN0 RCV2S6 RCV2E6 RCV2E10 TTXHS6 TTXHL2 CSYNCA3 TTXOVS6 TTXOVE6 TTXEVS6 TTXEVE6 FAL6 LAL6 LAL8 0 LINE11 LINE19 D5 BSTA5 FSC05 FSC13 FSC21 FSC29 L21O05 L21O15 L21E05 L21E15 TRCV2 HTRIG5 HTRIG8 PHRES1 TTXEN RCV2S5 RCV2E5 RCV2E9 TTXHS5 TTXHL1 CSYNCA2 TTXOVS5 TTXOVE5 TTXEVS5 TTXEVE5 FAL5 LAL5 TTXO 0 LINE10 LINE18 D4 BSTA4 FSC04 FSC12 FSC20 FSC28 L21O04 L21O14 L21E04 L21E14 ORCV1 HTRIG4 VTRIG4 PHRES0 SCCLN4 RCV2S4 RCV2E4 RCV2E8 TTXHS4 TTXHL0 CSYNCA1 TTXOVS4 TTXOVE4 TTXEVS4 TTXEVE4 FAL4 LAL4 FAL8 0 LINE9 LINE17 D3 BSTA3 FSC03 FSC11 FSC19 FSC27 L21O03 L21O13 L21E03 L21E13 PRCV1 HTRIG3 VTRIG3 LDEL1 SCCLN3 RCV2S3 RCV2E3 0 TTXHS3 TTXHD3 CSYNCA0 TTXOVS3 TTXOVE3 TTXEVS3 TTXEVE3 FAL3 LAL3 TTXEVE8 0 LINE8 LINE16 D2 BSTA2 FSC02 FSC10 FSC18 FSC26 L21O02 L21O12 L21E02 L21E12 CBLF HTRIG2 VTRIG2 LDEL0 SCCLN2 RCV2S2 RCV2E2 RCV2S10 TTXHS2 TTXHD2 VS_S2 TTXOVS2 TTXOVE2 TTXEVS2 TTXEVE2 FAL2 LAL2 TTXOVE8 0 LINE7 LINE15 D1 BSTA1 FSC01 FSC09 FSC17 FSC25 L21O01 L21O11 L21E01 L21E11 ORCV2 HTRIG1 VTRIG1 FLC1 SCCLN1 RCV2S1 RCV2E1 RCV2S9 TTXHS1 TTXHD1 VS_S1 TTXOVS1 TTXOVE1 TTXEVS1 TTXEVE1 FAL1 LAL1 TTXEVS8 0 LINE6 LINE14 D0 BSTA0 FSC00 FSC08 FSC16 FSC24 L21O00 L21O10 L21E00 L21E10 PRCV2 HTRIG0 VTRIG0 FLC0 SCCLN0 RCV2S0 RCV2E0 RCV2S8 TTXHS0 TTXHD0 VS_S0 TTXOVS0 TTXOVE0 TTXEVS0 TTXEVE0 FAL0 LAL0 TTXOVS8 0 LINE5 LINE13
Digital video encoder
REGISTER FUNCTION RTC enable, burst amplitude Subcarrier 0 Subcarrier 1 Subcarrier 2 Subcarrier 3 Line 21 odd 0 Line 21 odd 1 Line 21 even 0 Line 21 even 1 RCV port control Trigger control Trigger control Multi control Closed caption, teletext enable RCV2 output start RCV2 output end MSBs RCV2 output TTX request H start TTX request H delay, length CSYNC advance, Vsync shift TTX odd request vertical start TTX odd request vertical end TTX even request vertical start TTX even request vertical end First active line Last active line TTX mode, MSB vertical Null Disable TTX line Disable TTX line Note
SUBADDR 62H 63H 64H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH 6FH 70H 71H 72H 73H 74H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH 7EH 7FH
SAA7126H; SAA7127H
Product specification
1. All bits labelled `0' are reserved. They must be programmed with logic 0.
Philips Semiconductors
Product specification
Digital video encoder
7.10 I2C-bus format I2C-bus address; see Table 5 SLAVE ADDRESS ACK SUBADDRESS ACK DATA 0 ACK
SAA7126H; SAA7127H
Table 4 S Table 5
--------
DATA n
ACK
P
Explanation of Table 4 PART DESCRIPTION START condition 1000 100X or 1000 110X; note 1 acknowledge, generated by the slave subaddress byte data byte continued data bytes and ACKs STOP condition
S SLAVE ADDRESS ACK SUBADDRESS; note 2 DATA -------P Notes
1. X is the read/write control bit; X = logic 0 is order to write; X = logic 1 is order to read. 2. If more than 1 byte DATA is transmitted, then auto-increment of the subaddress is performed. 7.11 Slave receiver Subaddresses 26H and 27H LOGIC LEVEL - wide screen signalling bits 3 to 0 = aspect ratio 7 to 4 = enhanced services 10 to 8 = subtitles 13 to 11 = reserved WSSON 0 1 Table 7 Subaddress 28H LOGIC LEVEL - 0 1 DECFIS 0 1 DESCRIPTION starting point of burst in clock cycles disable colour detection bit of RTCI input enable colour detection bit of RTCI input field sequence as FISE in subaddress 61 field sequence as FISE bit in RTCI input bit RTCE must be set to logic 1 (see Fig.13) bit RTCE must be set to logic 1 (see Fig.13) REMARKS PAL: BS = 33 (21H); default after reset NTSC: BS = 25 (19H) DECCOL wide screen signalling output is disabled; default after reset wide screen signalling output is enabled DESCRIPTION
Table 6
DATA BYTE WSS
DATA BYTE BS
2002 Oct 15
13
Philips Semiconductors
Product specification
Digital video encoder
Table 8 Subaddress 29H LOGIC LEVEL - 0 1 DESCRIPTION ending point of burst in clock cycles pin 19 is Real-Time Control Input (RTCI) pin 19 is Sync Reset input (SRES)
SAA7126H; SAA7127H
DATA BYTE BE SRES
REMARKS PAL: BE = 29 (1DH); default after reset NTSC: BE = 29 (1DH) a HIGH impulse resets synchronization of the encoder (first field, first line)
Table 9
Subaddresses 2AH to 2CH LOGIC LEVEL - DESCRIPTION LSB of the respective bytes are encoded immediately after run-in, the MSBs of the respective bytes have to carry the CRCC bits, in accordance with the definition of copy generation management system encoding format. copy generation data output is disabled; default after reset copy generation data output is enabled
DATA BYTE CG
CGEN
0 1
Table 10 Subaddress 2DH DATA BYTE BTRI GTRI RTRI CVBSTRI CEN CVBSEN VBSEN0 VBSEN1 LOGIC LEVEL 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 DESCRIPTION DAC for BLUE output in 3-state mode (high-impedance) DAC for BLUE output in normal operation mode; default after reset DAC for GREEN output in 3-state mode (high-impedance) DAC for GREEN output in normal operation mode; default after reset DAC for RED output in 3-state mode (high-impedance) DAC for RED output in normal operation mode; default after reset DAC for CVBS output in 3-state mode (high-impedance) DAC for CVBS output in normal operation mode; default after reset RED output signal is switched to R DAC; default after reset chrominance output signal is switched to R DAC BLUE output signal is switched to B DAC; default after reset CVBS output signal is switched to B DAC if CSYNC = 0, CVBS output signal is switched to CVBS DAC; default after reset if CSYNC = 0, luminance (VBS) output signal is switched to CVBS DAC GREEN output signal is switched to G DAC; default after reset luminance (VBS) output signal is switched to G DAC
2002 Oct 15
14
Philips Semiconductors
Product specification
Digital video encoder
Table 11 Subaddresses 38H and 39H DATA BYTE GY0 to GY4 GCD0 to GCD4 DESCRIPTION
SAA7126H; SAA7127H
Gain luminance of RGB (CR, Y and CB) output, ranging from (1 - 1632) to (1 + 1532). Suggested nominal value = -6 (11010b), depending on external application. Gain colour difference of RGB (CR, Y and CB) output, ranging from (1 - 1632) to (1 + 1532). Suggested nominal value = -6 (11010b), depending on external application.
Table 12 Subaddress 3AH DATA BYTE MP2C1 MP2C2 CSYNC LOGIC LEVEL 0 1 0 1 0 1 DEMOFF SYMP CBENB 0 1 0 1 0 1 Table 13 Subaddress 54H DATA BYTE EDGE1 EDGE2 CCIRS LOGIC LEVEL 0 1 0 1 0 1 VPSEN 0 1 DESCRIPTION MP1 data is sampled on the rising clock edge; default after reset MP1 data is sampled on the falling clock edge MP2 data is sampled on the rising clock edge; default after reset MP2 data is sampled on the falling clock edge If SYMP = 1, horizontal and vertical trigger is decoded out of "CCIR 656" compatible data at MP2 port; default after reset. If SYMP = 1, horizontal and vertical trigger is decoded out of "CCIR 656" compatible data at MP1 port. video programming system data insertion is disabled; default after reset video programming system data insertion in line 16 is enabled DESCRIPTION input data is twos complement from MP1 input port (encoder path) input data is straight binary from MP1 input port; default after reset input data is twos complement from MP2 input port (RGB path) input data is straight binary from MP2 input port; default after reset If VBSEN0 = 0, CVBS output signal is switched to CVBS DAC. If VBSEN0 = 1, luminance output signal is switched to CVBS DAC; default after reset. advanced composite sync is switched to CVBS DAC YCBCR-to-RGB dematrix is active; default after reset YCBCR-to-RGB dematrix is bypassed horizontal and vertical trigger is taken from RCV2 and RCV1 respectively; default after reset horizontal and vertical trigger is decoded out of "CCIR 656" compatible data at MP port data from input ports is encoded; default after reset colour bar with fixed colours is encoded
2002 Oct 15
15
Philips Semiconductors
Product specification
Digital video encoder
Table 14 Subaddresses 55H to 59H DATA BYTE VPS5 VPS11 VPS12 VPS13 VPS14 DESCRIPTION fifth byte of video programming system data eleventh byte of video programming system data twelfth byte of video programming system data thirteenth byte of video programming system data fourteenth byte of video programming system data
SAA7126H; SAA7127H
REMARKS LSBs of the respective bytes are encoded immediately after run-in and framing code in line 16; all other bytes are not relevant for VPS
Table 15 Subaddress 5AH DATA BYTE CHPS DESCRIPTION phase of encoded colour subcarrier (including burst) relative to horizontal sync; can be adjusted in steps of 360/256 degrees VALUE 6BH 95H A3H 46H Table 16 Subaddresses 5BH and 5DH DATA BYTE GAINU DESCRIPTION variable gain for CB signal; input representation in accordance with "CCIR 601" CONDITIONS white-to-black = 92.5 IRE GAINU = 0 GAINU = 118 (76H) white-to-black = 100 IRE GAINU = 0 GAINU = 125 (7DH) Table 17 Subaddresses 5CH and 5EH DATA BYTE GAINV DESCRIPTION variable gain for CR signal; input representation in accordance with "CCIR 601" CONDITIONS white-to-black = 92.5 IRE GAINV = 0 GAINV = 165 (A5H) white-to-black = 100 IRE GAINV = 0 GAINV = 175 (AFH) REMARKS GAINV = -1.55 x nominal to +1.55 x nominal output subcarrier of V contribution = 0 output subcarrier of V contribution = nominal GAINV = -1.46 x nominal to +1.46 x nominal output subcarrier of V contribution = 0 output subcarrier of V contribution = nominal REMARKS GAINU = -2.17 x nominal to +2.16 x nominal output subcarrier of U contribution = 0 output subcarrier of U contribution = nominal GAINU = -2.05 x nominal to +2.04 x nominal output subcarrier of U contribution = 0 output subcarrier of U contribution = nominal RESULT PAL-B/G and data from input ports PAL-B/G and data from look-up table NTSC-M and data from input ports NTSC-M and data from look-up table
2002 Oct 15
16
Philips Semiconductors
Product specification
Digital video encoder
Table 18 Subaddress 5DH DATA BYTE BLCKL DESCRIPTION variable black level; input representation in accordance with "CCIR 601" CONDITIONS white-to-sync = 140 IRE; note 1 BLCKL = 0; note 1 BLCKL = 63 (3FH); note 1 white-to-sync = 143 IRE; note 2 BLCKL = 0; note 2 BLCKL = 63 (3FH); note 2 DECOE real-time control logic 0 logic 1 Notes 1. Output black level/IRE = BLCKL x 2/6.29 + 28.9. 2. Output black level/IRE = BLCKL x 2/6.18 + 26.5. Table 19 Subaddress 5EH DATA BYTE BLNNL DESCRIPTION variable blanking level CONDITIONS white-to-sync = 140 IRE; note 1 BLNNL = 0; note 1 BLNNL = 63 (3FH); note 1 white-to-sync = 143 IRE; note 2 BLNNL = 0; note 2 BLNNL = 63 (3FH); note 2 DECPH real-time control logic 0 logic 1 Notes 1. Output black level/IRE = BLNNL x 2/6.29 + 25.4. 2. Output black level/IRE = BLNNL x 2/6.18 + 25.9; default after reset: 35H. Table 20 Subaddress 5FH DATA BYTE BLNVB CCRS DESCRIPTION
SAA7126H; SAA7127H
REMARKS recommended value: BLCKL = 58 (3AH) output black level = 29 IRE output black level = 49 IRE recommended value: BLCKL = 51 (33H) output black level = 27 IRE output black level = 47 IRE disable odd/even field control bit from RTCI enable odd/even field control bit from RTCI (see Fig.13)
REMARKS recommended value: BLNNL = 46 (2EH) output blanking level = 25 IRE output blanking level = 45 IRE recommended value: BLNNL = 53 (35H) output blanking level = 26 IRE output blanking level = 46 IRE disable subcarrier phase reset bit from RTCI enable subcarrier phase reset bit from RTCI (see Fig.13)
variable blanking level during vertical blanking interval is typically identical to value of BLNNL select cross-colour reduction filter in luminance; see Table 21
2002 Oct 15
17
Philips Semiconductors
Product specification
Digital video encoder
Table 21 Logic levels and function of CCRS CCRS1 0 0 1 1 CCRS0 0 1 0 1
SAA7126H; SAA7127H
DESCRIPTION no cross-colour reduction; for overall transfer characteristic of luminance see Fig.5 cross-colour reduction #1 active; for overall transfer characteristic see Fig.5 cross-colour reduction #2 active; for overall transfer characteristic see Fig.5 cross-colour reduction #3 active; for overall transfer characteristic see Fig.5
Table 22 Subaddress 61H DATA BYTE FISE PAL SCBW LOGIC LEVEL 0 1 0 1 0 1 YGS INPI DOWNA DOWNB 0 1 0 1 0 1 0 1 Table 23 Subaddress 62H DATA BYTE RTCE LOGIC LEVEL 0 1 DESCRIPTION no real-time control of generated subcarrier frequency; default after reset real-time control of generated subcarrier frequency through SAA7151B or SAA7111; for timing see Fig.13 858 total pixel clocks per line NTSC encoding (non-alternating V component) PAL encoding (alternating V component); default after reset enlarged bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 3 and 4) standard bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 3 and 4); default after reset luminance gain for white - black 100 IRE; default after reset luminance gain for white - black 92.5 IRE including 7.5 IRE set-up of black PAL switch phase is nominal; default after reset PAL switch phase is inverted compared to nominal if RTC is enabled; see Table 23 DAC for CVBS in normal operational mode; default after reset DAC for CVBS forced to lowest output voltage DACs for R, G and B in normal operational mode DACs for R, G and B forced to lowest output voltage; default after reset DESCRIPTION 864 total pixel clocks per line; default after reset
2002 Oct 15
18
Philips Semiconductors
Product specification
Digital video encoder
Table 24 Subaddress 62H DATA BYTE BSTA DESCRIPTION amplitude of colour burst; input representation in accordance with "CCIR 601" CONDITIONS white-to-black = 92.5 IRE; burst = 40 IRE; NTSC encoding BSTA = 0 to 2.02 x nominal white-to-black = 92.5 IRE; burst = 40 IRE; PAL encoding BSTA = 0 to 2.82 x nominal white-to-black = 100 IRE; burst = 43 IRE; NTSC encoding BSTA = 0 to 1.90 x nominal white-to-black = 100 IRE; burst = 43 IRE; PAL encoding BSTA = 0 to 3.02 x nominal
SAA7126H; SAA7127H
REMARKS recommended value: BSTA = 63 (3FH) recommended value: BSTA = 45 (2DH) recommended value: BSTA = 67 (43H) recommended value: BSTA = 47 (2FH); default after reset
Table 25 Subaddresses 63H to 66H (four bytes to program subcarrier frequency) DATA BYTE DESCRIPTION CONDITIONS f sc 32 FSC = round ------ x 2 ; f llc note 1 REMARKS FSC3 = most significant byte; FSC0 = least significant byte
FSC0 to FSC3 fsc = subcarrier frequency (in multiples of line frequency); fllc = clock frequency (in multiples of line frequency) Note 1. Examples:
a) NTSC-M: fsc = 227.5, fllc = 1716 FSC = 569408543 (21F07C1FH). b) PAL-B/G: fsc = 283.7516, fllc = 1728 FSC = 705268427 (2A098ACBH). Table 26 Subaddresses 67H to 6AH DATA BYTE L21O0 L21O1 L21E0 L21E1 DESCRIPTION first byte of captioning data, odd field second byte of captioning data, odd field first byte of extended data, even field second byte of extended data, even field REMARKS LSBs of the respective bytes are encoded immediately after run-in and framing code, the MSBs of the respective bytes have to carry the parity bit, in accordance with the definition of line 21 encoding format.
2002 Oct 15
19
Philips Semiconductors
Product specification
Digital video encoder
Table 27 Subaddress 6BH DATA BYTE PRCV2 LOGIC LEVEL 0 1 ORCV2 CBLF 0 1 0 DESCRIPTION
SAA7126H; SAA7127H
polarity of RCV2 as output is active HIGH, rising edge is taken when input, respectively; default after reset polarity of RCV2 as output is active LOW, falling edge is taken when input, respectively pin RCV2 is switched to input; default after reset pin RCV2 is switched to output if ORCV2 = HIGH, pin RCV2 provides an HREF signal (horizontal reference pulse that is defined by RCV2S and RCV2E, also during vertical blanking interval); default after reset if ORCV2 = LOW and bit SYMP = LOW, signal input to RCV2 is used for horizontal synchronization only (if TRCV2 = 1); default after reset
1
if ORCV2 = HIGH, pin RCV2 provides a `composite-blanking-not' signal, for example a reference pulse that is defined by RCV2S and RCV2E, excluding vertical blanking interval, which is defined by FAL and LAL if ORCV2 = LOW and bit SYMP = LOW, signal input to RCV2 is used for horizontal synchronization (if TRCV2 = 1) and as an internal blanking signal
PRCV1
0 1
polarity of RCV1 as output is active HIGH, rising edge is taken when input; default after reset polarity of RCV1 as output is active LOW, falling edge is taken when input pin RCV1 is switched to input; default after reset pin RCV1 is switched to output horizontal synchronization is taken from RCV1 port (at bit SYMP = LOW) or from decoded frame sync of "CCIR 656" input (at bit SYMP = HIGH); default after reset horizontal synchronization is taken from RCV2 port (at bit SYMP = LOW) defines signal type on pin RCV1; see Table 28
ORCV1 TRCV2
0 1 0 1
SRCV1
-
Table 28 Logic levels and function of SRCV1 DATA BYTE AS OUTPUT SRCV11 0 0 1 1 SRCV10 0 1 0 1 VS FS FSEQ - VS FS FSEQ - vertical sync each field; default after reset frame sync (odd/even) field sequence, vertical sync every fourth field (PAL = 0) or eighth field (PAL = 1) not applicable AS INPUT FUNCTION
Table 29 Subaddresses 6CH and 6DH DATA BYTE HTRIG DESCRIPTION sets the horizontal trigger phase related to signal on RCV1 or RCV2 input values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed; increasing HTRIG decreases delays of all internally generated timing signals; reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV used for triggering at HTRIG = 39H
2002 Oct 15
20
Philips Semiconductors
Product specification
Digital video encoder
Table 30 Subaddress 6DH DATA BYTE VTRIG DESCRIPTION sets the vertical trigger phase related to signal on RCV1 input
SAA7126H; SAA7127H
increasing VTRIG decreases delays of all internally generated timing signals, measured in half lines; variation range of VTRIG = 0 to 31 (1FH) Table 31 Subaddress 6EH DATA BYTE SBLBN BLCKON PHRES LDEL FLC LOGIC LEVEL 0 1 0 1 - - - DESCRIPTION vertical blanking is defined by programming of FAL and LAL; default after reset vertical blanking is forced in accordance with "CCIR 624" (50 Hz) or RS170A (60 Hz) encoder in normal operation mode output signal is forced to blanking level; default after reset selects the phase reset mode of the colour subcarrier generator; see Table 32 selects the delay on luminance path with reference to chrominance path; see Table 33 field length control; see Table 34
Table 32 Logic levels and function of PHRES DATA BYTE DESCRIPTION PHRES1 0 0 1 1 PHRES0 0 1 0 1 no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default after reset reset every two lines reset every eight fields reset every four fields
Table 33 Logic levels and function of LDEL DATA BYTE DESCRIPTION LDEL1 0 0 1 1 LDEL0 0 1 0 1 no luminance delay; default after reset 1 LLC luminance delay 2 LLC luminance delay 3 LLC luminance delay
Table 34 Logic levels and function of FLC DATA BYTE DESCRIPTION FLC1 0 0 1 1 FLC0 0 1 0 1 interlaced 312.5 lines/field at 50 Hz, 262.5 lines/field at 60 Hz; default after reset non-interlaced 312 lines/field at 50 Hz, 262 lines/field at 60 Hz non-interlaced 313 lines/field at 50 Hz, 263 lines/field at 60 Hz non-interlaced 313 lines/field at 50 Hz, 263 lines/field at 60 Hz
2002 Oct 15
21
Philips Semiconductors
Product specification
Digital video encoder
Table 35 Subaddress 6FH DATA BYTE CCEN TTXEN SCCLN LOGIC LEVEL - 0 1 -
SAA7126H; SAA7127H
DESCRIPTION enables individual line 21 encoding; see Table 36 disables teletext insertion; default after reset enables teletext insertion selects the actual line, where closed caption or extended data are encoded; line = (SCCLN + 4) for M-systems; line = (SCCLN + 1) for other systems
Table 36 Logic levels and function of CCEN DATA BYTE DESCRIPTION CCEN1 0 0 1 1 CCEN0 0 1 0 1 line 21 encoding off; default after reset enables encoding in field 1 (odd) enables encoding in field 2 (even) enables encoding in both fields
Table 37 Subaddresses 70H to 72H DATA BYTE RCV2S start of output signal on RCV2 pin values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed; first active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at RCV2S = 11AH (0FDH) RCV2E end of output signal on RCV2 pin values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed; last active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at RCV2E = 694H (687H) Table 38 Subaddress 73H DATA BYTE TTXHS DESCRIPTION start of signal on pin TTXRQ; see Fig.14 REMARKS PAL: TTXHS = 42H NTSC: TTXHS = 54H Table 39 Subaddress 74H DATA BYTE TTXHL TTXHD DESCRIPTION length of TTXRQ window; only active at old TTX protocol: bit TTXO = 1 indicates the delay in clock cycles between rising edge of TTXRQ output and valid data at pin TTX REMARKS TTXHL = 0: TTXRQ = 1398 LLC; TTXHL = 15: TTXRQ = 1413 LLC minimum value: TTXHD = 2 DESCRIPTION
2002 Oct 15
22
Philips Semiconductors
Product specification
Digital video encoder
Table 40 Subaddress 75H DATA BYTE VS_S DESCRIPTION
SAA7126H; SAA7127H
vertical sync shift between RCV1 and RCV2 (switched to output); in master mode it is possible to shift Hsync (RCV2; CBLF = 0) against Vsync (RCV1; SRCV1 = 00) standard value: VS_S = 3 advanced composite sync against RGB output from 0 to 31 LLC
CSYNCA
Table 41 Subaddresses 76H, 77H and 7CH DATA BYTE TTXOVS DESCRIPTION first line of occurrence of signal on pin TTXRQ in odd field line = (TTXOVS + 4) for M-systems line = (TTXOVS + 1) for other systems TTXOVE last line of occurrence of signal on pin TTXRQ in odd field line = (TTXOVE + 3) for M-systems line = TTXOVE for other systems Table 42 Subaddresses 78H, 79H and 7CH DATA BYTE TTXEVS DESCRIPTION first line of occurrence of signal on pin TTXRQ in even field line = (TTXEVS + 4) for M-systems line = (TTXEVS + 1) for other systems TTXEVE last line of occurrence of signal on pin TTXRQ in even field line = (TTXEVE + 3) for M-systems line = TTXEVE for other systems Table 43 Subaddresses 7AH to 7CH DATA BYTE FAL DESCRIPTION first active line: measured in lines; FAL = 0 coincides with the first field synchronization pulse first active line = (FAL + 4) for M systems first active line = (FAL + 1) for other systems LAL last active line: measured in lines; LAL = 0 coincides with the first field synchronization pulse last active line = (LAL + 3) for M-systems last active line = LAL for other systems Table 44 Subaddress 7CH DATA BYTE TTXO LOGIC LEVEL 0 1 TTX60 0 1 2002 Oct 15 DESCRIPTION new TTX protocol selected: at each rising edge of TTXRQ a single TTX bit is requested see Fig.14; default after reset old TTX protocol selected: the encoder provides a window of TTXRQ going HIGH; the length of the window depends on the chosen TTX standard see Fig.14 enables NABTS (FISE = 1) or European TTX (FISE = 0); default after reset enables world standard teletext 60 Hz (FISE = 1) 23 PAL: TTXEVE = 16H; NTSC: TTXEVE = 10H REMARKS PAL: TTXEVS = 04H; NTSC: TTXEVS = 05H PAL: TTXOVE = 16H; NTSC: TTXOVE = 10H REMARKS PAL: TTXOVS = 05H; NTSC: TTXOVS = 06H
Philips Semiconductors
Product specification
Digital video encoder
Table 45 Subaddresses 7EH and 7FH DATA BYTE LINE DESCRIPTION
SAA7126H; SAA7127H
individual lines in both fields (PAL counting) can be disabled for insertion of teletext by the respective bits, disabled line = LINExx (50 Hz field rate); this bit mask is effective only, if the lines are enabled by TTXOVS/TTXOVE and TTXEVS/TTXEVE
In subaddresses 5BH, 5CH, 5DH, 5EH and 62H all IRE values are rounded up. 7.12 Slave transmitter
Table 46 Slave transmitter (slave address 89H) REGISTER FUNCTION Status byte DATA BYTE SUBADDRESS D7 00H VER2 D6 VER1 D5 VER0 D4 D3 D2 0 D1 FSEQ D0 O_E CCRDO CCRDE
Table 47 Subaddress 00H DATA BYTE VER CCRDO LOGIC LEVEL - 1 0 CCRDE 1 0 DESCRIPTION version identification of the device: it will be changed with all versions of the IC that have different programming models; current version is 000 binary closed caption bytes of the odd field have been encoded the bit is reset after information has been written to the subaddresses 67H and 68H; it is set immediately after the data has been encoded closed caption bytes of the even field have been encoded the bit is reset after information has been written to the subaddresses 69H and 6AH; it is set immediately after the data has been encoded during first field of a sequence (repetition rate: NTSC = 4 fields, PAL = 8 fields) not first field of a sequence during even field during odd field
FSEQ O_E
1 0 1 0
2002 Oct 15
24
Philips Semiconductors
Product specification
Digital video encoder
SAA7126H; SAA7127H
handbook, full pagewidth 6
MBE737
Gv
(dB)
0 -6
-12 -18 -24
(1) (2)
-30 -36 -42 -48 -54 0 (1) SCBW = 1. (2) SCBW = 0. 2 4 6 8 10 12 f (MHz) 14
Fig.3 Chrominance transfer characteristic 1.
handbook, halfpage
2
MBE735
Gv (dB) 0
(1)
(2)
-2
-4
-6
0
0.4
0.8
1.2 f (MHz) 1.6
(1) SCBW = 1. (2) SCBW = 0.
Fig.4 Chrominance transfer characteristic 2.
2002 Oct 15
25
Philips Semiconductors
Product specification
Digital video encoder
SAA7126H; SAA7127H
Gv handbook, full pagewidth (dB) 0 -6 -12 -18 -24 -30 -36 -42 -48 -54 0 2 4 6 8 10 12 f (MHz) (1) (2) (3) (4) CCRS1 = 0; CCRS0 = 1. CCRS1 = 1; CCRS0 = 0. CCRS1 = 1; CCRS0 = 1. CCRS1 = 0; CCRS0 = 0. 14
(4) (2) (3) (1)
6
MGD672
Fig.5 Luminance transfer characteristic 1.
handbook, halfpage
MBE736
1
Gv (dB) 0
(1)
-1 -2
-3 -4 -5
0
2
4
f (MHz)
6
(1) CCRS1 = 0; CCRS0 = 0.
Fig.6 Luminance transfer characteristic 2.
2002 Oct 15
26
Philips Semiconductors
Product specification
Digital video encoder
SAA7126H; SAA7127H
handbook, full pagewidth
Gv 6 0 -6 -12 -18 -24 -30 -36 -42 -48 -54
MGB708
(dB)
0
2
4
6
8
10
12
f (MHz)
14
Fig.7 Luminance transfer characteristic in RGB.
handbook, full pagewidth
Gv 6 0 -6 -12 -18 -24 -30 -36 -42 -48 -54
MGB706
(dB)
0
2
4
6
8
10
12
f (MHz)
14
Fig.8 Colour difference transfer characteristic in RGB.
2002 Oct 15
27
Philips Semiconductors
Product specification
Digital video encoder
SAA7126H; SAA7127H
handbook, full pagewidth
CVBS output
RCV2 input
55 LLC MP input
51 LLC
MHB500
HTRIG = 0 PRCV2 = 0. TRCV2 = 1. ORCV2 = 0.
Fig.9 Sync and video input timing.
handbook, full pagewidth
CVBS output
RCV2 output
MHB501
49 LLC
RCV2S = 0. PRCV2 = 0. ORCV2 = 1.
Fig.10 Sync and video output timing.
2002 Oct 15
28
Philips Semiconductors
Product specification
Digital video encoder
8 CHARACTERISTICS VDDD = 3.0 to 3.6 V; Tamb = 0 to 70 C; unless otherwise specified. SYMBOL Supply VDDA VDDD IDDA IDDD VIL VIH ILI Ci analog supply voltage digital supply voltage analog supply current digital supply current note 1 VDDD = 3.3 V; note 1 PARAMETER CONDITIONS
SAA7126H; SAA7127H
MIN.
MAX.
UNIT
3.15 3.0 - - -0.5 2.0 - clocks data - -
3.45 3.6 100 46
V V mA mA
Inputs: LLC1, RCV1, RCV2, MP7 to MP0, RTCI, SA, RESET and TTX LOW-level input voltage HIGH-level input voltage input leakage current input capacitance +0.8 VDDD + 0.3 1 10 8 8 V V A pF pF pF
I/Os at high-impedance - Outputs: RCV1, RCV2 and TTXRQ VOL VOH I2C-bus: VIL VIH Ii VOL Io TLLC1 LOW-level output voltage HIGH-level output voltage SDA and SCL LOW-level input voltage HIGH-level input voltage input current LOW-level output voltage (pin SDA) output current Vi = LOW or HIGH IOL = 3 mA during acknowledge -0.5 0.7VDD(I2C) -10 - 3 IOL = 2 mA IOH = -2 mA - 2.4
0.4 -
V V
+0.3VDD(I2C) +10 0.4 - 41 60 60 5 6 - - 30 +50 x 10-6
V A V mA
VDD(I2C) + 0.3 V
Clock timing: LLC1 and XCLK cycle time duty factor tHIGH/TLLC1 duty factor tHIGH/TXCLK tr tf tSU;DAT tHD;DAT fn f/fn rise time fall time note 2 LLC1 input XCLK output typical 50% note 2 note 2 34 40 40 - - 6 3 - -50 x 10-6 ns % % ns ns
Input timing: RCV1, RCV2, MP7 to MP0, RTCI, SA and TTX input data set-up time input data hold time ns ns
Crystal oscillator nominal frequency (usually 27 MHz) permissible deviation of nominal frequency 3rd harmonic note 3 MHz
2002 Oct 15
29
Philips Semiconductors
Product specification
Digital video encoder
SAA7126H; SAA7127H
SYMBOL CRYSTAL SPECIFICATION Tamb CL RS C1 C0 CL th td Vo(p-p) Vo Rint RL B LElf(i) LElf(d) td(pipe)(MP) Notes
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT C pF fF pF
ambient temperature load capacitance series resistance motional capacitance (typical) parallel capacitance (typical)
0 8 - 1.5 - 20% 3.5 - 20% 7.5 4 - note 4 1.30 - 1 75 -3 dB 10 - - 27 MHz -
70 - 80 1.5 + 20% 3.5 + 20%
Data and reference signal output timing output load capacitance output hold time output delay time 40 - 25 pF ns ns
CVBS and RGB outputs output signal voltage (peak-to-peak value) inequality of output signal voltages internal serial resistance output load resistance output signal bandwidth of DACs low frequency integral linearity error of DACs low frequency differential linearity error of DACs total pipeline delay from MP port 1.55 2 3 300 - 3 1 51 V % MHz LSB LSB LLC
1. At maximum supply voltage with highly active input signals. 2. The data is for both input and output direction. 3. If an internal oscillator is used, crystal deviation of nominal frequency is directly proportional to the deviation of subcarrier frequency and line/field frequency. 4. For full digital range, without load, VDDA = 3.3 V. The typical voltage swing is 1.45 V, the typical minimum output voltage (digital zero at DAC) is 0.2 V.
2002 Oct 15
30
Philips Semiconductors
Product specification
Digital video encoder
SAA7126H; SAA7127H
handbook, full pagewidth
t HIGH XCLK
TLLC1 2.6 V 1.5 V 0.6 V tf tr
t HIGH LLC1
TLLC1 2.4 V 1.5 V 0.8 V
tSU; DAT input data
t HD; DAT
tf
tr 2.0 V
valid td
not valid
valid 0.8 V
th output data valid
not valid
2.4 V valid 0.6 V
MHB502
Fig.11 Clock data timing.
handbook, full pagewidth
LLC
MP(n)
CB(0)
Y(0)
CR(0)
Y(1)
CB(2)
RCV2
MGB699
The data demultiplexing phase is coupled to the internal horizontal phase. The phase of the RCV2 signal is programmed to 262 for 50 Hz and to 234 for 60 Hz in this example in output mode (RCV2S).
Fig.12 Functional timing.
2002 Oct 15
31
Philips Semiconductors
Product specification
Digital video encoder
8.1 Explanation of RTCI data bits
SAA7126H; SAA7127H
6. If the odd/even bit is enabled (RTCE = 1; DECOE = 1), the SAA7126H; SAA7127H ignores its internally generated odd/even flag and takes the odd/even bit from RTCI input. 7. If the colour detection bit is enabled (RTCE = 1; DECCOL = 1) and no colour was detected (colour detection bit = 0), the subcarrier frequency is generated by the SAA7126H; SAA7127H. In the other case (colour detection bit = 1) the subcarrier frequency is evaluated out of FSCPLL increment. If the colour detection bit is disabled (RTCE = 1; DECCOL = 0), the subcarrier frequency is evaluated out of FSCPLL increment, independent of the colour detection bit of RTCI input.
1. The HPLL increment is not evaluated by the SAA7126H; SAA7127H. 2. The SAA7126H; SAA7127H generates the subcarrier frequency from the FSCPLL increment if enabled (see item 7.). 3. The PAL bit indicates the line with inverted (R - Y) component of colour difference signal. 4. If the reset bit is enabled (RTCE = 1; DECPH = 1; PHRES = 00), the phase of the subcarrier is reset in each line whenever the reset bit of RTCI input is set to logic 1. 5. If the FISE bit is enabled (RTCE = 1; DECFIS = 1), the SAA7126H; SAA7127H takes this bit instead of the FISE bit in subaddress 61H.
HIGH-to-LOW transition handbook, full pagewidth count start 128
13
4 bits reserved FSCPLL increment (2)
0 22
3 bits reserved
(4) (3)
(5) (6)
LOW
HPLL increment (1)
(7)
0
RTCI time slot: 0 1
14 19 64 67 69 72 74 68
MHB503
not used in SAA7126H/27H
valid sample
invalid sample
8/LLC
(8)
(1) (2) (3) (4) (5) (6) (7) (8)
SAA7111/12 provides 14 to 0 bits, resulting in 2 reserved bits before FSCPLL increment. SAA7151 provides 21 to 0 bits only, resulting in 5 reserved bits before sequence bit. Sequence bit: PAL: 0 = (R - Y) line normal, 1 = (R - Y) line inverted; NTSC: 0 = no change. Reset bit: only from SAA7111 and SAA7112 decoder. FISE bit: 0 = 50 Hz, 1 = 60 Hz. Odd/even bit: odd_even from external. Colour detection: 0 = no colour detected, 1 = colour detected. Reserved bits: 229 with 50 Hz systems, 226 with 60 Hz systems.
Fig.13 RTCI timing.
2002 Oct 15
32
Philips Semiconductors
Product specification
Digital video encoder
8.2 Teletext timing
SAA7126H; SAA7127H
Time ti(TTXW) is the internally used insertion window for TTX data; it has a constant length that allows insertion of 360 teletext bits at a text data rate of 6.9375 Mbits/s (PAL), 296 teletext bits at a text data rate of 5.7272 Mbits/s (WST) or 288 teletext bits at a text data rate of 5.7272 Mbits/s (NABTS). The insertion window is not opened if the control bit TTXEN is logic 0. Using appropriate programming, all suitable lines of the odd field (TTXOVS and TTXOVE) plus all suitable lines of the even field (TTXEVS and TTXEVE) can be used for teletext insertion.
Time tFD is the time needed to interpolate input data TTX and insert it into the CVBS and VBS output signal, such that it appears at tTTX = 9.78 s (PAL) or tTTX = 10.5 s (NTSC) after the leading edge of the horizontal synchronization pulse. Time tPD is the pipeline delay time introduced by the source that is gated by TTXRQ in order to deliver TTX data. This delay is programmable by register TTXHD. For every active HIGH state at output pin TTXRQ, a new teletext bit must be provided by the source (new protocol) or a window of TTXRQ going HIGH is provided and the number of teletext bits, depending on the chosen TTX standard, is requested at input pin TTX (old protocol). Since the beginning of the pulses representing the TTXRQ signal and the delay between the rising edge of TTXRQ and valid teletext input data are fully programmable (TTXHS and TTXHD), the TTX data is always inserted at the correct position after the leading edge of outgoing horizontal synchronization pulse.
handbook, full pagewidth
CVBS/Y t TTX text bit #: TTX t PD TTXRQ (new) t FD 1 2 3 4 5 6 7 8 9 10 11 12 t i(TTXW) 13 14 15 16 17 18 19 20 21 22 23 24
TTXRQ (old)
MHB504
Fig.14 Teletext timing.
2002 Oct 15
33
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... 2002 Oct 15
DGND 10 H 1 nF +3.3 V digital 10 pF 10 pF 27.0 MHz X1 3rd harmonic XTALI 35 XTAL 34 AGND VDDD1 to VDDD3 6, 17, 39 use one capacitor for each VDDD VDDA4 36 DAC1 0.1 F DGND 0.1 F
9
Philips Semiconductors
+3.3 V analog
handbook, full pagewidth
Digital video encoder
APPLICATION INFORMATION
0.1 F AGND use one capacitor for each VDDA VDDA1 to VDDA3 25, 28, 31 2 (1) 23 RED 23 75 2 (1) 26 GREEN 23 75 UR 0.70 V (p-p)(2) AGND
34
digital inputs and outputs
DAC2
UG 0.70 V (p-p)(2) AGND
SAA7126H SAA7127H
DAC3
2 (1)
29 BLUE
23 75
UB 0.70 V (p-p)(2) AGND
SAA7126H; SAA7127H
DAC4
2 (1)
30 CVBS
4.7 75
UCVBS 1.23 V (p-p)(2) AGND
5, 18, 38 VSSD1 to VSSD3 DGND
22, 32, 33 VSSA1 to VSSA3 AGND
MHB505
Product specification
(1) Typical value. (2) For 100100 colour bar.
Fig.15 Application circuit.
Philips Semiconductors
Product specification
Digital video encoder
9.1 Analog output voltages
SAA7126H; SAA7127H
The analog output voltages are dependent on the open-loop voltage of the operational amplifiers for full-scale conversion (typical value 1.45 V), the internal series resistor (typical value 2 ), the external series resistor and the external load impedance. The digital output signals in front of the DACs under nominal conditions occupy different conversion ranges, as indicated in Table 48 for a 100100 colour bar signal. Values for the external series resistors result in a 75 load. Table 48 Digital output signals conversion range CONVERSION RANGE (peak-to-peak) CVBS SYNC-TIP TO PEAK-CARRIER (digits) 1016 Y (VBS) SYNC-TIP TO WHITE (digits) 881 RGB (Y) BLACK TO WHITE AT GDY = GDC = -6 (digits) 712
2002 Oct 15
35
Philips Semiconductors
Product specification
Digital video encoder
10 PACKAGE OUTLINE
SAA7126H; SAA7127H
QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm
SOT307-2
c
y X
A 33 34 23 22 ZE
e E HE wM bp pin 1 index 44 1 bp D HD wM 11 ZD B vM B vMA 12 detail X A A2 (A 3) Lp L
A1
e
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 2.10 A1 0.25 0.05 A2 1.85 1.65 A3 0.25 bp 0.40 0.20 c 0.25 0.14 D (1) 10.1 9.9 E (1) 10.1 9.9 e 0.8 HD 12.9 12.3 HE 12.9 12.3 L 1.3 Lp 0.95 0.55 v 0.15 w 0.15 y 0.1 Z D (1) Z E (1) 1.2 0.8 1.2 0.8 10 0o
o
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT307-2 REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION
ISSUE DATE 95-02-04 97-08-01
2002 Oct 15
36
Philips Semiconductors
Product specification
Digital video encoder
11 SOLDERING 11.1 Introduction to soldering surface mount packages
SAA7126H; SAA7127H
If wave soldering is used the following conditions must be observed for optimal results: * Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave. * For packages with leads on two sides and a pitch (e): - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board; - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves at the downstream end. * For packages with leads on four sides, the footprint must be placed at a 45 angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners. During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Typical dwell time is 4 seconds at 250 C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. 11.4 Manual soldering
This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011). There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended. 11.2 Reflow soldering
Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 250 C. The top-surface temperature of the packages should preferable be kept below 220 C for thick/large packages, and below 235 C for small/thin packages. 11.3 Wave soldering
Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.
Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C.
2002 Oct 15
37
Philips Semiconductors
Product specification
Digital video encoder
11.5
SAA7126H; SAA7127H
Suitability of surface mount IC packages for wave and reflow soldering methods PACKAGE(1) SOLDERING METHOD WAVE REFLOW(2) suitable suitable suitable suitable suitable
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS PLCC(4), SO, SOJ LQFP, QFP, TQFP SSOP, TSSOP, VSO Notes
not suitable not suitable(3)
suitable not not recommended(4)(5) recommended(6)
1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office. 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods". 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface. 4. If wave soldering is considered, then the package must be placed at a 45 angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners. 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm. 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 12 REVISION HISTORY REV 2 2002 DATE - CPCN Modification: * Chapter 9; value of capacitor in the application circuit changed to 1 nF 1 19990531 - Product specification (9397 750 05278) DESCRIPTION Product specification (9397 750 09726)
2002 Oct 15
38
Philips Semiconductors
Product specification
Digital video encoder
13 DATA SHEET STATUS LEVEL I DATA SHEET STATUS(1) Objective data PRODUCT STATUS(2)(3) Development
SAA7126H; SAA7127H
DEFINITION This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).
II
Preliminary data Qualification
III
Product data
Production
Notes 1. Please consult the most recently issued data sheet before initiating or completing a design. 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 14 DEFINITIONS Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. 15 DISCLAIMERS Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status `Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
2002 Oct 15
39
Philips Semiconductors
Product specification
Digital video encoder
16 PURCHASE OF PHILIPS I2C COMPONENTS
SAA7126H; SAA7127H
Purchase of Philips I2C components conveys a license under the Philips' I2C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
2002 Oct 15
40
Philips Semiconductors
Product specification
Digital video encoder
NOTES
SAA7126H; SAA7127H
2002 Oct 15
41
Philips Semiconductors
Product specification
Digital video encoder
NOTES
SAA7126H; SAA7127H
2002 Oct 15
42
Philips Semiconductors
Product specification
Digital video encoder
NOTES
SAA7126H; SAA7127H
2002 Oct 15
43
Philips Semiconductors - a worldwide company
Contact information For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.
(c) Koninklijke Philips Electronics N.V. 2002
SCA74
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
753505/02/pp44
Date of release: 2002
Oct 15
Document order number:
9397 750 09726

▲Up To Search▲

Price & Availability of SAA7127H

	To Download SAA7127H Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .